V	- <u>-</u>	
_		C85
/80		94
30		C
0		Ø
0		70)
		ř

08-31-00

A

Please type a plus sign (+) inside this box → ☐— Under the Paperwork Reduction Act of 1995, no persons are required	to reasond to	Patent and	t Trademark Off	fice: U.S. E	PTO/SB/0 h 09/30/2000. OMB 06 DEPARTMENT OF COM BAYS A VAIID OMB CONTROL	551-0032 MMERCE
	Attorney D	ocket No M	TI-31072	.33 it dispie	170 a Valla ONIS GONIO	
UTILITY	First Inven	ntor or Applic	ation Identifie	Ole B	entz) T
PATENT APPLICATION	T''					22.
TRANSMITTAL	- I See	<u>- 1 in Ada</u>	EL700460	1074110	· · · · · · · · · · · · · · · · · · ·	2.5
(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))	Express W	Iali Label 140				
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application content	S.	ADDRES	S TO: Box	stant Com Patent Ap hington, D		090 09/
* Fee Transmittal Form (e.g., PTO/SB/17)	!	5. Mici	ofiche Compu	ıter Progi	am (Appendix)	
(Submit an original and a duplicate for fee processing) X Specification	1		ble, all necess	sary)	equence Submission	i .
- Descriptive title of the Invention		a	Computer	Readable	e Copy	
- Cross References to Related Applications		b.	Paper Cor	y (identio	cal to computer copy	<i>(</i>)
 Statement Regarding Fed sponsored R & D Reference to Microfiche Appendix 		c	Statement	verifying	identity of above co	pies
- Background of the Invention	Γ	ACC	OMPANYIN	G APPL	ICATION PARTS)
- Brief Summary of the Invention	ľ				sheet & document(
- Brief Description of the Drawings (if filed)		37	C.F.R.§3.73(b			,,
- Detailed Description		8 (wh	en there is an	assignee	e) Attorney	
- Claim(s)	İ	9. Eng	glish Translati	on Docun	nent (if applicable)	
- Abstract of the Disclosure 3. X Drawing(s) (35 U.S.C. 113) [Total Sheets] 5	\neg_1 \mid	10 1 37 1	rmation Discletement (IDS)/		9 X Copies of Citations	IDS
4 Oath or Declaration [Total Pages 3	三,	11. Pre	liminary Amer	ndment		
	'	Ref	turn Receipt P	ostcard (MPEP 503)	
a. X Newly executed (original or copy)		12 X (Sh	ould be speci			
b Copy from a prior application (37 C.F.R (for continuation/divisional with Box 16 comple			mall Entity tement(s)	State	ement filed in prior apus still proper and de	pplication
i. <u>DELETION OF INVENTOR(S)</u>	ation a	L (PT	O/SB/09-12) Trified Copy of		•	:Sileu
' Signed statement attached dele inventor(s) named in the prior app		1/1	foreign priority	•		
see 37 C.F.R. §§ 1.63(d)(2) and	1.33(b).	15. Oth	ner			
* NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMAI FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27),	L ENTITY EXCEPT	·				
IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R.	§ 1.28).		***************************************			
16. If a CONTINUING APPLICATION, check appropriate by	ox, and suppl					
	-in-part (CIP)	of pric			_/	
Prior application information: Examiner For CONTINUATION or DIVISIONAL APPS only: The entire di	sclosure of ti	he prior applic	Group / Art cation, from wh	ich an oa	th or declaration is su	pplied
under Box 4b, is considered a part of the disclosure of the ar reference. The incorporation <u>can only</u> be relied upon when a	rcomnanving	ı continuation	or divisional a	polication	and is nereby incorp	orated by
17. CORRES						
	*******************	***************************************	*********			
X Customer Number or Bar Code Labe! (Insert Customer	022202 No. or Attach I		or here)	L Con	respondence address b	elow
Name						
7.5.10						
Address						
Auditos			· · · · · · · · · · · · · · · · · · ·			
City	State		Zij	Code		
Country Telepi	none			Fax		
Name (Pant/Type) Alexander R. Kuszewski		Registra	tion No. (Attorne)	y/Agent)	41920	7
Alexander R. Ruszewski	// //	*		Date	8/20/2000	

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Attachment to PTO/SB/05 (4/98) Utility Patent Application Transmittal

1. Overflow Detection and Clamping with Parallel Operand Processing for Fixed-Point Multipliers

10

15

20

25

OVERFLOW DETECTION AND CLAMPING WITH PARALLEL OPERAND PROCESSING FOR FIXED-POINT MULTIPLIERS

BACKGROUND OF THE INVENTION

The present invention relates generally to the multiplication and clamping prediction of fixed-point multipliers. More particularly, the invention relates to a method and apparatus for increasing the speed of fixed-point data paths that involve multiplication of operands and parallel overflow detection and clamping based upon the magnitude of those operands.

Electrical circuits are routinely employed to perform arithmetic operations of operands represented by logical representations. Generally, it is desirable for arithmetic circuitry, and in particular multiplication circuitry, to have the fewest number of bits in order to perform the required calculations. Minimization of the required number of bits facilitates speed of the calculating circuit. However, counter-balancing the desire to have a limited number of bits to perform a given calculation is to avoid answer overflow. Overflow, or the situation in which an answer will exceed the number of bits designed for the answer, is not acceptable, as valuable valid data may be lost in performing the calculations. In circuits that perform calculations with a number of bits that may yield answers that overflow the set number of bits, clamping can be used to ensure that a result that overflows is clamped to a given acceptable value. Normally, the largest magnitude positive or negative representable number is employed as the overflow value. While the employment of a clamping operation is not always desirable, it is generally considered to be better than an overflow which may cause wrapping or undesired bits stored in the particular multiplication circuitry.

Typically, when clamping is desired, it is performed in a sequential fashion. In other words, the arithmetic operation is performed first, and when the result is available, it is then analyzed for overflow. If clamping is required, a clamping value replaces the computed value.

Referring now to Fig. 1, a prior system illustrates the serial processing in which the clamping analysis follows multiplication of particular operands. In this instance, operand 1

10

15

20

25

(reference numeral 2) and operand 2 (reference numeral 4) are input into an arithmetic operator 6. The output 8 from the arithmetic operator 6 is then directed into the overflow detection scheme 10. Any delays between arithmetic operator 6 and the overflow detection 10 are compounded, with each of their respective delays adding to the overall circuit delay. The clamp value 12 as determined by the overflow detection 10 is input along with the result 14 of the arithmetic operation 6, and a preset clamp value 16 into multiplexer 18. Multiplexer 18 selects the operation result 14 or the preset clamp value 16 in the instance of overflow detection based upon the logical level of clamp bit 12. The result is then output into register 20.

A major problem with sequential operation is that any delays, for both the arithmetic operation and the overflow analysis, tend to compound and therefore yield a relatively slow circuit to the extent that all delays are combined and added together to determine the total circuit delay. In any arithmetic operation, multiplication delays tend to be the largest. Therefore, there exists a need to implement a circuit and method in which arithmetic operations such as multiplication may be performed along with overflow detection. The result is a circuit that eliminates the compounded delay made up of the accumulation of each individual delay associated with sequential overflow analysis and operand processing.

SUMMARY OF THE INVENTION

The present invention provides overflow detection and clamping in parallel with multiplication of fixed-point multiplier operands that overcome the aforementioned problems, and provides a faster circuit than would otherwise be available from serial clamping analysis and arithmetic operation.

In accordance with one aspect of the invention, a method of detecting overflow in a clamping circuit includes inputting a first operand having a fixed-point format (i.e. represented by a fixed number of bits) into the clamping circuit and inputting a second operand having a second fixed-point format into the clamping circuit. A product overflow

10

15

output is determined based upon the first and second fixed-point format. The method includes predicting whether multiplication of the first operand with the second operand yields a result that exceeds the product overflow output, and performing at least partially the multiplication of the first and second operands. The determining step occurs substantially in parallel with the performing step.

In accordance with another aspect of the invention, a method of clamp detection is disclosed, and includes inputting a first and second operand to both a multiplier and an overflow detection circuit. The method includes multiplying the first and second operands to generate a result not to exceed a pre-determined number of bits, and determining an initial clamping predictor bit based upon the first operand and the second operand. The initial clamping predictor bit is logically ORed with a most significant bit of the result to produce a final clamping predictor bit.

Again, the multiplying and determining steps occur substantially in parallel.

In yet another aspect of the invention, a multiplication overflow detection circuit is disclosed. The circuit includes multiplication circuitry for at least partially multiplying a first and a second operand, overflow detection circuitry receiving the first and second operands that detects whether a result of the multiplication of the first and second operands exceed a maximum representable positive or negative value. The multiplication circuitry and the overflow detection circuitry operate substantially in parallel.

20

BRIEF DESCRIPTION OF THE DRAWINGS

The drawings illustrate the best mode presently contemplated for carrying out the invention.

In the drawings:

25

Fig. 1 is a schematic of a prior detection overflow scheme showing serial operand operation and overflow detection.

Fig. 2 is a schematic of parallel operation of the arithmetic operator and the overflow detection in accordance with the present invention.

Fig. 3 is a table illustrating necessary information in determining whether to clamp multiplication of the two operands in accordance with one aspect of the present invention.

Fig. 4 is a graph illustrating the simple overflow predictor and the regions necessary for additional overflow prediction calculations.

Fig. 5 shows a schematic of another aspect of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

10

5

Referring now to Fig. 2, a clamping system 22 in accordance with the present invention is illustrated. Operand 1 is loaded into register 24 and operand 2 is similarly loaded into register 26. Registers 24, 26 are preferably flip-flops, but any suitable register capable of storing the operands are contemplated. Also, the operands may be passed directly from other arithmetic operators or other related logic, if suitable for the application. Operand 1 and operand 2 are loaded in a fixed-point format.

15

In fixed-point arithmetic, numbers are represented by zero or one sign bit, zero or more integer bits, and zero or more fractional bits. The integer and fractional bits can be a magnitude, a 1's complement, or a 2's complement value. The most common case is the 2's complement case. A short-hand description is used to denote how many bits there are in each category. This description is typically: <sign-bits>.<integer-bits>.<fractional-bits> or s.i.f.

For a signed number with 4 integer bits and 5 fractional bits the notation would be 1.4.5. For an unsigned number with 6 integer bits and 3 fractional bits the notation would be 0.6.3, and often the leading zero is omitted to yield 6.3.

20

For a given fixed-point representation *s.i.f* there are associated numerical properties, (and assuming that the 2's complement is used):

25

Largest positive number representable: 2ⁱ - 2^{-f}

10

15

20

25

Largest (magnitude) negative number representable: -2i

Smallest positive number representable: 2^{-f}

Smallest (magnitude) negative number representable: -2^{-f}

When fixed-point numbers are used in arithmetic operations such as additions, subtractions, and multiplications, the results generally require more bits to avoid overflow.

The rules for the two types of operations are:

Addition and subtraction: 1.

If both inputs are of the same format s.i.f then the output requires s.(i+1).fto avoid overflow.

If the inputs are of different formats s.i1.f1 and s.i2.f2, then choose $i = \max(i1,i2)$ and $f = \max(f1,f2)$. Then the output requires s.(i+1).f bits to avoid overflow.

Multiplication: 2.

- If the inputs are of the same format s.i.f then the output requires s.(2*i+1).(2*f) to avoid overflow.
- If the inputs are of different formats s.i1.f1 and s.i2.f2, then the output requires s.(i1+i2+1).(f1+f2) to avoid overflow.

Since multiplication most often produces the need for overflow detection and clamping, it is preferred that the present invention be utilized in multiplication of operand 1 and operand 2, with each operand in a fixed-point format. As Fig. 2 demonstrates, operand 1 and operand 2 are both supplied to the overflow detection 28 as well as the arithmetic operator or multiplier 30. The multiplier 30 takes operand 1 and operand 2 and determines at least a partial product of the binary operands. It is important to note that the multiplier does

10

15

20

25

not have to be full precision. It need only be twice the precision that is desired to be represented in the final result. For example, if it is desired to multiply two operands, each having eight bits, when the multiplication of eight bits and eight bits occurs, the answer will have sixteen bits of output. However, if it is only desired to have eight bits to come out in the final output, when the multiplication could actually generate up to sixteen bits, the multiplier will be used to generate nine bits. The nine bits represent twice the desired output range. Therefore, in the above-identified example, the answer will have a nine-bit result instead of the full sixteen-bit result. The final seven bits of the multiplication are not necessarily calculated.

Operand 1 and operand 2 are also presented to the overflow detection logic. The overflow detection 28 occurs in parallel with the multiplier 30 operation. It is the substantially simultaneous processing of the overflow detection and the multiplication that produces the efficiencies in processing time for the circuit. Also, it is the fact that the <u>full</u> product need not necessarily be calculated that results in further efficiencies in processing time.

The overflow detection circuit 28 considers the two input operands and predicts whether or not they will cause the product to overflow. The overflow prediction circuit 28 predicts when the product is going to be greater than or equal to two times the maximum desired value. This handles most of the clamping cases, but it is not exact. To get exact clamping, the product is computed to the (io+1)'th integer bit, and the most significant bit of the product 37 is used to finally determine whether or not to clamp.

The fixed-point format of the two inputs and the desired output must be known. These formats are denoted as:

Operand1:

c i1.f1

Operand2:

c i2 f2

Output:

s.io.fo

20

25

The product of the two input operands will require s.(i1+i2+1).(f1+f2) to avoid overflow. The assumption is that io < i1+i2+1, (because, if io > i1+i2+1 then an overflow can <u>not</u> occur).

Example

5

Consider the simple case of two positive input operands that yield a positive product.

The maximum positive number that can be represented by the desired output representation is:

$$2^{io} - 2^{-fo}$$

Therefore, any combination of input operands that yields a product greater than or equal to the maximum value should be clamped to the maximum positive value:

Output = op1 * op2 if (op1 * op2)
$$\le 2^{io} - 2^{-fo}$$

Output = $2^{io} - 2^{-fo}$ if (op1 * op2) $\ge 2^{io} - 2^{-fo}$

The result 32 of multiplier 30 (which will in a preferred embodiment be a partial multiplication) is output from the multiplier 30. The detection overflow 28 outputs result 34 from its overflow detection circuitry, and as a result of a logical level of the clamp bit 34 it is determined whether clamping will occur. The most significant bit 37 (on line 36) of result 32 is logically ORed with clamp bit 34 through OR gate 38. Therefore, if any of clamp bit 34 or the most significant bit 37 is logically high, clamping will occur and a clamping signal 40 is output from OR gate 38. The clamping signal 40 is input into multiplexer 42. Result 32 of the multiplication is also input into multiplexer 42. Clamp value 44 is preferably hard-wired into multiplexer 42. The value of clamp value 44 is predetermined depending on the number of bits in operand 1 and operand 2. Preferably, the clamp value is the maximum representable positive or negative value. It is contemplated that in selecting a positive or negative value for

10

15

20

25

operand 1 or operand 2, the MSB (most significant bit) of each register 24, 26 could be exclusively ORed (XOR) together such that if the operands are of a different sign, the negative clamping value will be used for clamp value 44. Consequently, if both operands are of the same sign, the positive value for clamp value 44 will be used. Multiplexer 42 will select either result 32 or clamp value 44 depending upon the logical level of clamp signal 40, and will output the selection into output register 46.

Referring now to Fig. 3, a binary representation of several scenarios are given.

Take the case of two 1.6.4 operands, multiply them and return the product clamped to a 1.6.4 number. The maximum representable value in the output is $2^6 - 2^{-4} = 64 - 1/16 = 63.9375$. Some simple cases exist:

If op
$$1 \ge 32$$
 and op $2 \ge 2$ then clamp (45a)
If op $1 \ge 16$ and op $2 \ge 4$ then clamp (45b)
If op $1 \ge 8$ and op $2 \ge 8$ then clamp (45c)
If op $1 \ge 4$ and op $2 \ge 16$ then clamp (45d)
If op $1 \ge 2$ and op $2 \ge 32$ then clamp (45e)

The binary representation of these scenarios is given in Fig. 3.

It can be seen that the number of leading zeros in the integer portion of the operands is indicative of the magnitude of the operands, and by adding the number of leading zeros of both op1 (47) and op2 (49), there is a constant number of leading zeros 51. Therefore, the fixed-point format of the operands will determine the constant number of leading zeros to determine whether clamping occurs. Clamping must occur when:

If $(<op1 leading zeros> + <op2 leading zeros>) <math>\le 4$ then clamp Else don't clamp This relatively simple predictor works for a substantial portion of products, but it is not completely accurate. If only this predictor were used, it would be possible to get products that could be as much as twice the desired max value, i.e.,

(max product given simple predictor) <2 * (desired max value)

5

Therefore, to get an accurate clamp predictor, the above simple predictor is used, and the multiplication generates a result that is of format s.(io+1).fo. Then, for positive operands, an overflow is detected by ORing together the MSB of the integer bits and the clamp-prediction.

10

15

Referring now to Fig. 4, a graph is shown showing the regions of products that are clamped by the initial clamp predictor. The broad region covered by the simple, initial clamp predictor is shown generally by the numeral 50. Regions 52 represent those products that require the io+1 integer bits of the product to get accurate overflow detection and therefore require more precise clamp prediction. Region 51 represents the region where clamping is not needed because the product does not exceed the desired number of bits. However, this graph is representative of only one particular set of operands (both positive). Other predictors will produce different data depending upon the signs of the operands.

General Case

20

25

The general case consists of three subcases depending on the signs of the input operands:

Case 1:

(op1 > 0 and op2 > 0)

Case 2:

(op1 < 1 and op2 < 1)

Case 3:

(op1 > 0 and op2 < 1) or (op1 < 0 and op2 > 0)

Each of these cases will be examined in turn.

Case 1: Both operands are positive

The simple clamp predictor is:

If the sum of the input operands' leading zeros is less than or equal to

$$(i1-io) + (i2-io) + (io-2)$$

= $il + i2 - io - 2$

then the circuit must clamp.

The accurate clamp prediction must use the (io + 1) bit of the product, i.e., the product must be computed at least to (io + 1) integer bits. This bit is ORed logically with the simple clamp predictor to yield the accurate clamp determination.

Case 2: Both operands are negative

15

5

10

When both operands are negative, their product is positive. Therefore, if an overflow case exists we clamp to the same value as mentioned before, namely:

$$2^{io} - 2^{-fo}$$

20

When both operands are negative the simple clamp predictor must count *leading ones* in the input operands. If the sum of the input operands' leading ones is less than or equal to

$$(i1-io)+(i2-io)+(io-1)$$

= $i1+i2-io-1$

25

30

then the circuit must clamp.

However, there is an additional case, when both operands have only zeros after the leading ones (e.g., 111100.0000) then the simple clamp predictor should also clamp. This is like counting leading zeros on a bit-reversed version of each input. If the trailing zeros plus

the leading ones equal (i+f) for both inputs then clamp. As before, the accurate clamp prediction must use the (io + 1) bit of the product, i.e., the product must be computed at least to (io + 1) integer bits. This bit is ORed logically with the simple clamp predictor to yield the accurate clamp determination.

5

10

Case 3: Only one of the operands is negative

When only one of the input operands is negative, their product will be negative. Therefore, if an overflow case exists we clamp to the largest (magnitude) negative value, namely, -2^{io} .

In this case, the simple clamp predictor must count *leading ones* for the negative input, and *leading zeros* for the positive input. Then, if the sum of the inputs' leading ones and leading zeros is less than or equal to

$$(i1-io) + (i2-io) + (io-2)$$

= $i1+i2-io-2$

then the circuit must clamp.

20

25

15

As before, the accurate clamp prediction must use the (io + 1) bit of the product, i.e., the product must be computed at least to (io + 1) integer bits. This bit is logically inverted, then ORed logically with the simple clamp predictor to yield the accurate clamp determination.

Referring now to Fig. 5, another embodiment of the present invention is shown. In this embodiment, the clamp bit may be stored in a clamp bit register 60 and the result of the multiplier operation may be stored in multiplier result register 62. In this embodiment, after

10

15

one of the result 62 and the clamp value 64 is selected, other logic 68 is introduced to process the output 66 as part of a pipelining stage. The pipelining stage enables further processing of a partial result if the computation is not completed in a single clock cycle. The clamp prediction along with a partial result is then saved for the following clock cycle where completion of the clamping prediction will occur in the second clock cycle.

The initial clamp predictor may be utilized as soon as the two operands are available. The final clamp predictor must occur after the result of the multiplier has completed its partial computation to the appropriate necessary bit. Therefore, the simple clamp prediction occurs at the same time as the multiplier as manipulating operand 1 and operand 2.

Although two operands are shown, it is contemplated by the present invention that any number of operands may be used as inputs to the multiplier operation. In addition, the multiplication may occur in several stages with other multiplications coming before or after in a similar manner. The cloud of logic represents other multiplications, other additions or other logic operations on the result 66 of the multiplexer.

The present invention has been described in terms of the preferred embodiment, and it is recognized that equivalents, alternatives, and modifications, aside from those expressly stated, are possible and within the scope of the appending claims.

CLAIMS

1.	A method of detecting overflow in a clamping circuit comprising the steps of:
	inputting a first operand having a first fixed-point format into the clamping

5 circuit;

inputting a second operand having a second fixed-point format into the clamping circuit;

determining an overflow output based upon the first and second fixed-point format and predicting whether an arithmetic operation of the first operand with the second operand will yield a result that exceeds the overflow output; and

performing at least partially the arithmetic operation of the first and second operands;

wherein the determining and predicting step occurs substantially in parallel with the performing step.

15

20

circuit;

10

 A method of detecting overflow in a clamping circuit comprising the steps of: inputting a first operand having a first fixed-point format into the clamping

inputting a second operand having a second fixed-point format into the clamping circuit;

determining a product overflow output based upon the first and second fixedpoint format and predicting whether multiplication of the first operand with the second operand yields a result that exceeds the product overflow output; and

performing at least partially the multiplication of the first and second operands; wherein the determining and predicting step occurs substantially in parallel with the performing step.

25

A method of clamping fixed-point multipliers:
 providing a first operand in a first fixed-point format;
 providing a second operand in a second fixed-point format;

at least partially multiplying the first operand with the second operand to produce an operation result;

determining whether the operation result will exceed a representable value;

determining a clamping value based on the first fixed-point format of the first
operand and the second fixed-point format of the second operand; and

substituting the operation result with the clamping value when it is determined that the operation result will exceed the representable value;

wherein the multiplying step and determining whether the operation result will exceed the representable value step occur substantially in parallel.

10

15

25

5

 A method of clamping fixed-point multipliers: providing a first and second input operand;

determining a desired number of output bits;

where any of the first and second input operands are positive, counting a number of leading logical zeros in the positive operand;

where any of the first and second input operands are negative, counting a number of leading logical ones in the negative operands;

summing the number of leading logical zeros of the positive input operands with the number of leading logical ones in the negative input operands;

determining a clamping decision based on the summing step to yield a simple clamp predictor representative of the clamping decision;

computing a product of the first operand and the second operand such that the product has the desired number of output bits plus one additional bit;

logically ORing the simple clamp predictor with a most significant bit of the product.

- 5. The method of claim 4 wherein the computing step and determining the clamping decision to yield the simple clamp predictor step occur substantially in parallel.
- 30 6. A method of processing multiplier data paths comprising the steps of:

10

15

performing at least a partial multiplication of a plurality of operands, each having a fixed-point format;

determining whether the at least partial multiplication of the operands produces a product that will exceed a pre-determined limit based upon the fixed-point format of each of the operands; and

wherein the performance step and the determining step occur substantially in parallel.

7. A method of clamp detection comprising the steps of:

inputting a first and a second operand to both a multiplier and an overflow detection circuit;

multiplying the first and second operands to generate a result not to exceed a pre-determined number of bits;

determining an initial clamping predictor bit based upon the first operand and the second operand; and

logically ORing the initial clamping predictor bit and a most significant bit of the result to produce a final clamping predictor bit;

wherein the multiplying and determining steps occur substantially in parallel.

- 20 8. The method of claim 7 wherein the first and second operands are in a fixed-point format.
 - 9. The method of claim 7 wherein the most significant bit of the result is logically inverted prior to the logically ORing step.
 - 10. The method of claim 8 wherein the step of determining the initial clamping predictor bit includes determining a number of logical zeros in each of the operands and summing the number of logical zeros to determine whether the sum exceeds a pre-determined number to determine the initial clamping predictor bit.

30

11. The method of claim 8 wherein the step of determining the initial clamping predictor bit includes determining a number of logical ones in each of the operands and summing the number of logical ones to determine whether the sum exceeds a pre-determined number.

5

10

15

20

- 12. The method of claim 8 wherein the step of determining the initial clamping predictor bit further comprises, when one of the operands is negative and one of the operands is positive, determining a number of logical ones for the negative operand and a number of logical zeros for the positive operand and summing the number of logical ones and the number of logical zeros to determine whether the sum exceeds or is equal to a pre-determined value for clamping to occur.
- 13. A multiplication overflow detection circuit comprising:
 multiplication circuitry for at least partially multiplying a first and a second operand; and

overflow detection circuitry receiving the first and second operands that detects whether a result of the multiplication of the first and second operands exceed a maximum representable positive or negative value;

wherein the multiplication circuitry and the overflow detection circuitry operate substantially in parallel.

14. The circuit of claim 13 wherein the overflow detection circuitry utilizes a fixed-point format of the first and second operands to determine whether the result of the multiplication exceeds the maximum representable positive or negative value.

- 15. An overflow detection circuit comprising:
 - a first register for storing a first operand;
 - a second register for storing a second operand;
 - overflow detection circuitry for detecting an overflow of a multiplication of the
- 30 first operand and the second operand and producing a clamp bit;

a multiplier for at least partially multiplying the first and second operands and generating a result not to exceed a pre-determined number of bits;

a clamp bit register for storing the clamp bit from the overflow detection circuitry; and

a result register connected to the multiplier for storing the result of the multiplication of the first and second operands;

wherein the overflow detection circuitry and the multiplier operate substantially in parallel.

16. The overflow detection circuit of claim 15 further comprising:

a multiplexer comprising:

a clamp value input for receiving a clamp value to be output when clamping

occurs;

5

10

a clamp bit register input connected to the clamp bit register for receiving the

15 clamp bit;

a result register input connected to the result register for receiving the result of the multiplication of the first and second operands; and

an output;

wherein the multiplexer selects one of the clamp value register input and the result register input based upon a logical level of the clamp bit register in order to make the selected input the output of the multiplexer.

17. The overflow detection circuit of claim 15 wherein the clamp bit input is logically ORed with a most significant bit of the result stored in the result register.

25

- 18. The overflow detection circuit of claim 15 wherein the registers are flip-flops.
- 19. The overflow detection circuit of claim 15 wherein the first and second registers store the first and second operands in a fixed-point format.

20. The method of claim 7 further comprising the step of determining whether clamping occurs based upon a logical value of the final clamping predictor bit and selecting one of a pre-selected clamp value and the result of the multiplying step.

10

ABSTRACT

A method and apparatus for overflow detection and clamping with parallel operand processing for fixed-point multipliers is disclosed. The invention predicts when a multiplication of a number of operands will exceed a pre-determined number of bits based upon the fixed-point format of the operands. The prediction is performed in parallel with the multiplication of the operands. The multiplication need not be completed in full, but only to the extent to determine whether overflow exists. If an overflow detection occurs, clamping is instituted. The parallel operation of the overflow detection and the multiplication provides a faster clamping circuit than would otherwise be available from a serial multiplication followed by a clamping analysis.





FIG. | (PRIOR ART)



				47	49	51
	Clamp Case	Op1 >=	Op2>=	Op1 leading zeros	Op2 leading zeros	Total leading zeros
45a-	1.	0.100000.0000	0.000010.0000	0	4	4
456~	2.	0.010000.0000	0.000100.0000	1	3	4
45c	3.	0.001000.0000	0.001000.0000	2	2	4
450	4.	0.000100.0000	0.010000.0000	3	1	4
4500	5.	0.000010.0000	0.100000.0000	4	0	4

F16.3




FIG. 4




FIG. 5

Please type a plus sign (+) inside this box ———————————————————————————————————	Approv	ved for use ti	PTO/SB/01 (12-97) hrough 9/39/00 OMB 0851-0032				
Under the Paperwork Reduction Act of 1995, no person a valid OMB control number.	Patent and Trademark O	Office II C D	SEDADTMENT OF COMMEDIA				
DECLARATION FOR UTILITY OR	Attorney Docket N	Number	MTI-31072				
DESIGN	First Named Inven	ntor	Bentz, Ole				
PATENT APPLICATION	COM	<u>IPLETE IF</u>	<u> </u>				
(37 CFR 1.63)	Application Number						
	Filing Date		-				
☐ Declaration ☐ Declaration Submitted OR Submitted after Initia	al Group Art Unit						
with Initial Filing (surcharge Filing (37 CFR 1.16 (e)) required)	Examiner Name						
As a below named inventor, I hereby declare that:							
My residence, post office address, and citizenship are as	-						
l believe I am the original, first and sole inventor (if only on names are listed below) of the subject matter which is closed. Overflow Detection and Clamping with Fixed-Point Multipliers	claimed and for which a patent	it is sought on	n the invention entitled.				
the specification of which is attached hereto OR was filed on (MM/DD/YYYY)	e of the Invention) as United Sta	States Applica	ation Number or PCT International				
	s amended on (MM/DD/YYYY)	'	(if applicable).				
I hereby state that I have reviewed and understand the co amended by any amendment specifically referred to above	ontents of the above identified ve.	1 specification					
I acknowledge the duty to disclose information which is m		ined in 37 CF	⁷ R 1.56.				
I hereby claim foreign priority benefits under 35 U.S.C. f certificate, or 356(a) of any PCT international application America, listed below and have also identified below, by chor of any PCT international application having a filing date the	n which designated at least o	one country	other than the United States of				
Prior Foreign Application Country	Foreign Filing Date (MM/DD/YYYY) No	Priority Not Claimed	Certified Copy Attached? YES NO				
Additional foreign application numbers are listed on a su	upplemental priority data sher	et PTO/SB/0	2B attached hereto				
I hereby claim the benefit under 35 U.S.C. 119(e) of any L	United States provisional appli (MM/DD/YYYY)	lication(s) list	led below.				
	(Mail DD) 11111	numbe supple	onal provisional application ers are listed on a emental priority data sheet SB/02B attached hereto.				

[Page 1 of 2]
Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

	PTO/SB/01 (12-97)
Please type a plus sign (+) inside this box → [+]	Approved for use through 9/30/00, OMB 0651-0032
	Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DEC	CLA	RATIO	<u>N</u> _	<u> </u>	tilit	уо	r D	esig	n	Pate	nt /	App	licatio	on
United States United States information wh	of Americ or PCT In tich is ma	fit under 35 U.S ca, listed below ternational appli terial to patenta international filli	and, ins cation ir bility as	sotar as n the ma defined	sthe su annerpi otin 37	ibject m rovided CFR 1.	atter o	ofeach of	f the	claims of th	iis appli C 112	cation i	s not disclosed	in the prior
U.S. Parent Application or PCT Parent Parent Filing Date Parent Patent Number (MM/DD/YYYY) (if applicable)														
		PCT internation												
and Trademark	Coffice of	nereby appoint to onnected therew	ith:	Custor OR	ner Nur	nber [)222	202				→Г	Place Cust Number Bar	omer Code
			A	Regist		stration		ame/regist	lratio	on number lis	ted belo	w L	Label he	stration
	Nam				Nu	mber	· · · · · · · · · · · · · · · · · · ·			Nam				mber
Gary R. P				278						E. Wagn			45188	;
Kristine N				342				i		as J. Pie		;	P4699	92
Alexande				419						ael L. Ly			30871	
Additional	registered	practitioner(s)	named o	on supp	lementa	l Regis	tered I	Practitione	er Ini	formation she	et PTC	/SB/020	attached here	eto.
Direct all corr	esponde		Custon or Bar			<u> </u>				OR	X c	orresp	ondence add	ress below
Name	Alexa	ander R. K	uszev	wski,	Esq.									
Address	Whyt	e Hirschbo	eck]	Dude	k S.C	J							-	
Address	111 E	E. Wiscons	in Av	venue	, Sui	te 21	00							
City	Milw	aukee						State	V	VI	ZIP	5320)2	
Country	USA			Т	elepho	ne 41	4-2'	73-210			Fax		-223-5000)
believed to be punishable by	re that a true, and fine or in	If statements many d further that the mprisonment, or t issued thereon.	ese stat both. u	ein of r	ny own	knowle	dge ar	re true an	od th	hat willful fal	ents m	ade on	information an	d belief are
Name of So	ole or F	irst Invento	r:				[☐ A pe	titior	n has been	filed fo	or this	unsigned inv	entor
G	iven Nam	ne (first and mid	dle [if:	any])						Famil	y Nam	e or Su	ımame	
Ole Given Name (first and middle [if any]) Family Name or Surname Bentz														
Inventor's Signature	:	We Bento Date 8/30/								5000				
Residence (Sity	Portland State OR						Country USA Citizenship I			DK			
Post Office A	PostOffice Address 14604 NW Wendy Lane													
Post Office A	ddress													
City		Portland	State	OR			ZIP	97229)		Cou	intry	USA	
☐Additional	invento	rs are being n	amed o	on the	1 st	ıpplem	ental	Addition	al Ir	nventor(s)	sheet(s) PTO	/SB/02A atta	ched hereta

Please type a plus sign (+) inside this box → +

PTO/SB/02C (3-97)

Approved for use through 9/30/98. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION

REGISTERED PRACTITIONER INFORMATION (Supplemental Sheet)

Name	Registration Number	Name	Registration Number
Charles B. Brantley, II	38086		
		·	
	,		
		'	
			-

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

